

Compal Confidential

ELMV2

DIS M/B Schematics Document

Intel Kabylake RU Processor with DDR4


AMD R17M

2017-11-06

LA-F486P

REV : 0 . 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Document Number	0.3
				LA-F486P	
Date: Tuesday, December 19, 2017				Sheet	1 of 66



BOM Structure Table

Item	BOM Structure
SKL only	SKL@
For 2+2	U22@
For 4+2	U42@
For DIS	DIS@
For UMA	UMA@
EMI pop	EMI@
EMI Un-pop	@EMI@
ESD pop	ESD@
ESD Un-pop	@ESD@
RF pop	RF@
RF unpop	@RF@
For SPI 8M	8M@
NONAOU	NONAOU@
NO 2nd Battery	NOBATT2@
Camera	CMOS@
TPM	TPM@
TCM	TCM@
NO TPM/TCM	NOTPM@
TYPEC 5448	TYPEC@
NONTYPEC	NONTYPEC@
APS	APS@
NOAPS	NOAPS@
CRT@	CRT@
SPEAKER STEREO	STE@
SPEAKER MONO	MONO@
Onboard RAM HYNIX	X76DDRH@
Onboard RAM MICRON	X76DDRM@
Onboard RAM SAMSUNG	X76DDRS@
VRAM HYNIX	X76H2G@
VRAM MICRON	X76M4G@
VRAM SAMSUNG	X76S2G@
Connector	ME@

Voltage Rails

power plane	+RTCBATT	+B +5VL +3VL	+5VALW +3VALW +1.8VALW +1VALW	+1.0V_VCCST +2.5V +1.2V	+5VS +3VS +3VGS +1.8VGS +1.0VS_VCCIO +PCIE_VGS +VGA_CORE +1.35VS_VRAM +0.6VS +VCCCORE +VCCGT +VCCSA
State					
S0	O	O	O	O	O
S3	O	O	O	O	X
S5 and S4/AC	O	O	O	X	X
S5 and S4/Battery only	O	O	X	X	X
S5 and S4/AC&Battery don't exist(Only RTC)	O	X	X	X	X

USB 2.0 Port Table

Port	3 External USB Port
1	USB 3.0 Port
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	
5	Camera
6	M.2 BT
7	Card Reader
8	
9	
10	

USB 3.0 Port Table

Port	USB 3.0 Port
1	USB 3.0 Port
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	
5	
6	

PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	
5		LAN
6		M.2 WLAN+BT
7		
8		
9		
10		M.2 PCIe*4 SSD
11		
12		

SATA Port Table

Port	
0	HDD
1	
2	M.2 SATA SSD

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

PCH SM Bus address

Device	Address
DDR_JDIMM1	1010 000x A0h
RTD2166	1100 100 A0h

SMBUS Control Table


	SOURCE	GPU	BATT	NECP388	SODIMM	SOC
SMB_EC_CK1	EC KB9022	X	+3VALW	X	X	X
SMB_EC_DA1	+3VALW					
SMB_EC_CK2	EC KB9022	+3VGS	X	X	X	+3VALW
SMB_EC_DA2	+3VGS					
PCH_SMBCLK	PCH	X	X	X	+3VS	X
PCH_SMBDATA	+3VALW					
PCH_SML0CLK	PCH	X	X	X	X	X
PCH_SML0DATA	+3VALW					
SML1CLK	PCH	X	X	X	X	X
SML1DATA	+3VALW					

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V (RAM)	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

CPU

2+2

2+3



X4E	TYPEC_5448	CRT
X4EACE38L01	Y	Y
X4EACE38L02	N	Y

X4EACE38L01	X4EACE38L02
-------------	-------------


1215 update

G3→S0

S0→S3/DS3


S3/DS3→S0

S0→S5



M1-30 VRAM STRAP

X76@		X76@					X76@	
Vendor UV3, UV4, UV5, UV6		ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV22	R_pd RV27	
X76S2G@ X7675138L06	SAMSUNG 4096Mbits 2GBytes SA000092D30 256M32 R4G80325FB-HC28	0	0	0	0	NC	4.75K	
X76H2G@ X7675138L04	HYNIX 4096Mbits 2GBytes SA00009U130 256M32 H5GC8H24MJR-R0C	1	0	0	1	8.45K	2K	
X76M2G@ X7675138L05	MICRON 4096Mbits 2GBytes SA00009TV20 256M32 MT51J256M32HF-70:A	2	0	1	0	4.53K	2K	
		4	1	0	0	4.53K	4.99K	
		5	1	0	1	3.24K	5.62K	
		6	1	1	0	3.4K	10K	




R_pu (Ω)	R_pd (Ω)	bits [3:0]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111



Note: 0402 1% resistors are required.

Power-Up/Down Sequence

"M1" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- The maximum slew rate on all rails is 50 mV/μs.
- It is recommended that the 3.3-V rail ramp up first.
- It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
- The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.
- The gate circuits must meet the slew rate requirement (such as $\leq 50\text{mV}/\mu\text{s}$).
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.







Security Classification		Compal Secret Data		Compal Electronics, Inc. SKL-U(1/12)DDI,EDP,MISC,CMC	
Issued Date		Deciphered Date		Title SKL-U(1/12)DDI,EDP,MISC,CMC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom LA-F486P	
				Date: Tuesday, December 19, 2017 Sheet 6 of 66	


Interleaved Memory

Vinafix.com



	SDP	DDP
RC15	200 1%	121 1%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Deciphered Date	Title		SK1-U(2/12)DDR4	Rev. 0.3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Doc. Number	LA-F486P	Sheet	7 of 66
Date:	Tuesday, December 18, 2017	Sheet	7	of	66



SMBALERT# (Internal Pull Down):

0 = Disable Intel ME TLS function ==> Default

1 = Enable Intel ME TLS function

SML0ALERT# (Internal Pull Down):

eSPI or LPC

0 = LPC is selected for EC ==> Default

1 = eSPI is selected for EC



SMB

(Link to DDR)

SML1


(Link to EC, DGPU, CRT, APS, RTSS455)

1116 change back





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	SKL-U(3/12)SPI,SMB,LPC,ESPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	8 of 66
				Rev	0.3

< HD AUDIO >





< To Enable ME Override >




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	SKL-U(4/12)HDA,EMMC,SDIO,CSi2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Date:	Tuesday, December 19, 2017
				Sheet	9 of 66













1102 Remove



1103 Remove intersheet
1130 add test point



1213 add strap pin for V130_strap
1214 change resist to 10K



dGPU

[21] PCIE_CRX_GTX_N1
[21] PCIE_CRX_GTX_P1
[21] PCIE_CTX_C_GRX_N1
[21] PCIE_CTX_C_GRX_P1

LAN

[36] PCIE_CRX_DTX_N5
[36] PCIE_CRX_DTX_P5
[36] PCIE_CTX_C_DRX_N5
[36] PCIE_CTX_C_DRX_P5

M.2 WLAN

[31] PCIE_CRX_DTX_N6
[31] PCIE_CRX_DTX_P6
[31] PCIE_CTX_C_DRX_N6
[31] PCIE_CTX_C_DRX_P6

HDD

[30] SATA_CRX_DTX_N0
[30] SATA_CRX_DTX_P0
[30] SATA_CTX_DRX_N0
[30] SATA_CTX_DRX_P0

M.2 SATA/PCIE*4

[32] PCIE_CRX_DTX_N9
[32] PCIE_CRX_DTX_P9
[32] PCIE_CTX_DRX_N9
[32] PCIE_CTX_DRX_P9
[32] PCIE_CRX_DTX_N10
[32] PCIE_CRX_DTX_P10
[32] PCIE_CTX_DRX_N10
[32] PCIE_CTX_DRX_P10

[32] PCIE_CRX_DTX_N11
[32] PCIE_CRX_DTX_P11
[32] PCIE_CTX_DRX_N11
[32] PCIE_CTX_DRX_P11
[32] PCIE_CRX_DTX_N12
[32] PCIE_CRX_DTX_P12
[32] PCIE_CTX_DRX_N12
[32] PCIE_CTX_DRX_P12

When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

UC1H

SKL-U

Rev_1.0

PCIE / USB3 / SATA

SSIC / USB3

PCIE1_RXN/USB3_5_RXN
PCIE1_RXP/USB3_5_RXP
PCIE1_TXN/USB3_5_TXN
PCIE1_TXP/USB3_5_TXP

PCIE2_RXN/USB3_6_RXN
PCIE2_RXP/USB3_6_RXP
PCIE2_TXN/USB3_6_TXN
PCIE2_TXP/USB3_6_TXP

PCIE3_RXN
PCIE3_RXP
PCIE3_TXN
PCIE3_TXP

PCIE4_RXN
PCIE4_RXP
PCIE4_TXN
PCIE4_TXP

PCIE5_RXN
PCIE5_RXP
PCIE5_TXN
PCIE5_TXP

PCIE6_RXN
PCIE6_RXP
PCIE6_TXN
PCIE6_TXP

PCIE7_RXN/SATA0_RXN
PCIE7_RXP/SATA0_RXP
PCIE7_TXN/SATA0_TXN
PCIE7_TXP/SATA0_TXP

PCIE8_RXN/SATA1A_RXN
PCIE8_RXP/SATA1A_RXP
PCIE8_TXN/SATA1A_TXN
PCIE8_TXP/SATA1A_TXP

PCIE9_RXN
PCIE9_RXP
PCIE9_TXN
PCIE9_TXP

PCIE10_RXN
PCIE10_RXP
PCIE10_TXN
PCIE10_TXP

PCIE11_RXN/SATA1B_RXN
PCIE11_RXP/SATA1B_RXP
PCIE11_TXN/SATA1B_TXN
PCIE11_TXP/SATA1B_TXP

PCIE12_RXN/SATA2_RXN
PCIE12_RXP/SATA2_RXP
PCIE12_TXN/SATA2_TXN
PCIE12_TXP/SATA2_TXP

SKL-U_BGA1356

@

8 OF 20

USB3_1_RXN
USB3_1_RXP
USB3_1_TXN
USB3_1_TXP

USB3_2_RXN/SSIC_RXN
USB3_2_RXP/SSIC_RXP
USB3_2_TXN/SSIC_TXN
USB3_2_TXP/SSIC_TXP

USB3_3_RXN
USB3_3_RXP
USB3_3_TXN
USB3_3_TXP

USB3_4_RXN
USB3_4_RXP
USB3_4_TXN
USB3_4_TXP

USB3_RX_N1 [34]
USB3_RX_P1 [34]
USB3_TX_N1 [34]
USB3_TX_P1 [34]

USB3_RX_N2 [34]
USB3_RX_P2 [34]
USB3_TX_N2 [34]
USB3_TX_P2 [34]

USB3_RX_N3 [42]
USB3_RX_P3 [42]
USB3_TX_N3 [42]
USB3_TX_P3 [42]

1102 Remove

USB20_N1 [34]
USB20_P1 [34]

USB20_N2 [34]
USB20_P2 [34]

USB20_N3 [43]
USB20_P3 [43]

1102 Remove

USB20_N5 [28]
USB20_P5 [28]

USB20_N6 [31]
USB20_P6 [31]

USB20_N7 [37]
USB20_P7 [37]

1130 remove Finger print

1102 Remove

USB2_COMP
USB2_ID
USB2_VBUSSENSE

USB_OC0#
USB_OC1#
USB_OC2#
USB_OC3#

EC_WL_OFF# [31]

SATA_GP2 [32]

PCH_SATALED# [32,33]

USB_OC2#
USB_OC1#
USB_OC0#
USB_OC3#


10K_0804_8P4R_5%

PCH_SATALED#
RC68 1 2 10K_0402_5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				SKL-U(7/12)PCIE,USB,SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-F486P	0.3
Date:		Tuesday, December 19, 2017		Sheet	12 of 66






+1.0VALW TO +1.0V_VCCST

I(Max) : 0.16 A(+1.0V_VCCST)
RON(Max) : 25 mohm
V drop : 0.004 V




+1.0VALW TO +1.0VS_VCCIO




I(Max) : 3.04 A(+1.0VS_VCCIO)
RON(Max) : 6.2 mohm
V drop : 0.019 V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	SKL-U(8/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	13 of 66
				Rev	0.3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title SKL-U(9/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number LA-F486P	0.3
Date:				Tuesday, December 19, 2017	Sheet 14 of 66



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		Deciphered Date		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND			
				Size		Rev	
				Document Number		0.3	
				LA-F486P			
				Date:		Tuesday, December 19, 2017	
				Sheet		16 of 66	



Display Port Presence Strap

CFG4	Description
1	Disabled; No Physical Display Port attached to Embedded Display Port
0	Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification
Compal Secret Data

Issued Date
Deciphered Date

Title
SKL-U(12/12)CFG,RSVD

Size
Custom

Document Number
LA-F486P

Date
Tuesday, December 19, 2017

Sheet
17 of 66

Rev
0.3

Vinafix.com

1102 Remove

1103 Remove

1102 Remove

1102 Remove

1103 Remove

Display Port Presence Strap

CFG4	
1	: Disabled; No Physical Display Port attached to Embedded Display Port
0	: Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification: Compal Secret Data

Issued Date: Dec 19, 2017

Deciphered Date: Dec 19, 2017

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: SKL-U(12/12)CFG,RSVD


Size: Custom

Document Number: LA-F486P

Date: Tuesday, December 19, 2017


Sheet: 17 of 66

Rev: 0.3



- [7.20] DDR_A_MA0-16
- [7.18,20] DDR_A_DQS0-7
- [7.18,20] DDR_A_DQS0-7
- [7.18,20] DDR_A_DQ0-63

CLOCK TERMINATION



0.606 add

[7] DDR_A_BG1 DDR_A_BG1 DDR_A_BG1 R [20]


TABLE

	SDP	DDR
RD29	ASM	NA
RD30	ASM	NA
RD31	ASM	NA
RD32	ASM	NA
RD33	NA	ASM
RD34	NA	ASM
RD35	0.5%	243.1%
RD36	0.5%	243.1%
RD37	0.5%	243.1%
RD38	0.5%	243.1%

Data mapping

U2	DQ	U3	DQ	U4	DQ	U5	DQ
DQ0	D3	DQ0	D19	DQ0	D35	DQ0	D51
DQ1	D1	DQ1	D17	DQ1	D33	DQ1	D49
DQ2	D2	DQ2	D18	DQ2	D34	DQ2	D50
DQ3	D0	DQ3	D16	DQ3	D32	DQ3	D48
DQ4	D7	DQ4	D23	DQ4	D39	DQ4	D55
DQ5	D5	DQ5	D21	DQ5	D37	DQ5	D53
DQ6	D6	DQ6	D22	DQ6	D38	DQ6	D54
DQ7	D4	DQ7	D20	DQ7	D36	DQ7	D52
DQ8	D10	DQ8	D26	DQ8	D42	DQ8	D58
DQ9	D8	DQ9	D24	DQ9	D40	DQ9	D56
DQ10	D11	DQ10	D27	DQ10	D43	DQ10	D59
DQ11	D9	DQ11	D25	DQ11	D41	DQ11	D57
DQ12	D13	DQ12	D29	DQ12	D45	DQ12	D61
DQ13	D14	DQ13	D30	DQ13	D46	DQ13	D62
DQ14	D15	DQ14	D31	DQ14	D47	DQ14	D63
DQ15	D12	DQ15	D28	DQ15	D44	DQ15	D60


LOGIC






Layout Note:
Place near JDIMM1

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket





Place these caps on the VTT plane close to DIMM

JDIMM Connector PN
SP07001GK00



Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	DDRA DIMM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THIS SHEET IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THIS SHEET IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.				Size	Document Number	Rev
				Custm	LA-F486P	0.3
				Date:	Thursday, December 19, 2019	Sheet 19 of 66

[7.18] DDR_A_MA0..16




+1.2V




+2.5V








+0.6VS






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M30/M70_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Number LA-F486P
				Date: Tuesday, December 19, 2017	Sheet 21 of 66




Resistor Divider Lookup Table			
0402 1% resistors are required			
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	


Capacitor Divider Lookup Table		
Cap (nF)	Bitd [5:4]	
680nF	00	
82nF	01	
10nF	10	
NC	11	




Strap Name :	
PS_0[3:1]=001	PS_0[1] ROM_CONFIG[0]
PS_0[5:4]=11	PS_0[2] ROM_CONFIG[1]
	PS_0[3] ROM_CONFIG[2]
	PS_0[4] N/A
	PS_0[5] AUD_PORT_CONN_PINSTRAP[0]



Strap Name :	
PS_1[3:1]=001	PS_1[1] STRAP_BIF_GEN3_EN_A
PS_1[5:4]=11	PS_1[2] TRAP_BIF_CLK_PM_EN
	PS_1[3] N/A
	PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
	PS_1[5] STRAP_TX_DEEMPH_EN



Strap Name :	
PS_2[3:1]=000	PS_2[1] N/A
PS_2[5:4]=11	PS_2[2] N/A
	PS_2[3] STRAP_BIOS_ROM_EN
	PS_2[4] STRAP_BIF_VGA_DIS
	PS_2[5] N/A



Strap Name :	
PS_3[3:1]=000	PS_3[1] BOARD_CONFIG[0] (Memory ID)
PS_3[5:4]=11	PS_3[2] BOARD_CONFIG[1] (Memory ID)
	PS_3[3] BOARD_CONFIG[2] (Memory ID)
	PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
	PS_3[5] AUD_PORT_CONN_PINSTRAP[2]


VRAM Type
Need reference
X76 Schematic

MLPS Memory ID setting							
BOARD_CONFIG[2:0]		Memory Type	Configuration	Row x Col x Bank bits	Channel Size	Vendor PIN	SMT quantity
ID	[2:0]	ex: Samsung-GDDR5	64M x 32 4PCS		1GB		4 pcs
0	000	Samsung-GDDR5	256Mx32 2PCS, 1 Rank		1GB	K4G032256B-H28	2pcs
1	001	Hynix-GDDR5	256Mx32 2PCS, 1 Rank		1GB	H5GC8H42MUR-R0C	2pcs
2	010	Micron-GDDR5	256Mx32 2PCS, 1 Rank		1GB	MT51J256M32HP-70-A	2pcs
3	011						
4	100						
5	101						
6	110						
7	111						


Boot-VID Code		
SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

+1.8VALW TO +1.8VGS
+1.0VALW TO +PCIE_VGS
Load switch




Vinafix.com



+3VALW to +3VGS



No Use GPU Display Port output



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M30/M70_PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	23 of 66
				Rev	0.3

+VGA_CORE	10uF	1uF	0.1uF
VDDC	4	30	0
VDDC and VDDCI TDC 28A			
VDDCI	1	3	3


+PCIE_VGS	10uF	1uF	0.1uF
PCIE_VDDC	2A	2	7
BIF_VDDC	0.8A	1	2
SPLL_VDDC	100mA	1	1

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 2A	3	5	5	5


+1.8VGS	10uF	1uF	0.1uF	0.01uF
PCIE_PVDD	100mA	1	1	1
MPLL_PVDD	90mA	1	1	0
SPLL_PVDD	75mA	1	1	0
VDD_CT	13mA	1	1	0
+DP_VDDR	40mA	1(@)	1(@)	0
+DP_VDDC		1(@)	1(@)	0

+3VGS	10uF	1uF	0.1uF
VDDR3 25mA	1	3	0

Vinafix.com





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M30/M70_PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Document Number
				Rev	0.3
				Date:	Tuesday, December 19, 2017
				Sheet	24 of 66




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M30/M70_MEM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Dustion	LA-F486P	0.3
				Date:	Tuesday, December 19, 2017	Sheet 25 of 66

Memory Partition A





TPM 2.0

Layout Routing





Vinafix.com






TPM/TCM Colay

Nat i or zIn f i ne on			Nat i or zIn f i ne on		
TCM	TPM		TCM	TPM	
Pin1	NC	VDD	Pin17	NC	NC
Pin2	NC	GPIO	Pin18	LRESET#	LRESET#
Pin3	NC	NC	Pin19	LAD3	LAD3
Pin4	NC	NC	Pin20	VDD	VDD
Pin5	NC	NC	Pin21	LAD2	LAD2
Pin6	NC	NC	Pin22	LCLK	LCLK
Pin7	NC	NC	Pin23	LFRAME#	LFRAME#
Pin8	NC	NC	Pin24	LAD1	LAD1
Pin9	VDD	VDD	Pin25	VDD	VDD
Pin10	NC	VDD	Pin26	GND	GND
Pin11	GND	NC	Pin27	LAD0	LAD0
Pin12	NC	NC	Pin28	NC	SERIRQ
Pin13	NC	NC	Pin29	NC	NC
Pin14	NC	NC	Pin30	NC	NC
Pin15	NC	GND	Pin31	NC	PP
Pin16	GND	GND	Pin32	GND	GND








Camera




LCD Power Circuit




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	eDP/CAMERA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custpm	LA-F486P	0.3
				Date:	Tuesday December 19 2017	Sheet 28 of 66



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN
Size	Document Number	LA-F486P		Rev 0.3
Date: Tuesday, December 19, 2017	Sheet	29	of	66





6.2. NGFF Module Pin outs

The following section incorporates a series of NGFF module side pin outs covering the different Slots. Because some signals have directionality associated with them, their names and locations may be different between the Platform side and the Module side.

Please note the main differences between Platform side pin outs and Module side pin outs as seen in the diagram below:





Figure 6-1: UART & PCM Signal Direction & Signal Name Changes


M.2 mSATA Conn

Vinafix.com




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M.2 SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	32 of 66
				Rev	0.3


USB 3.0 (Left)





USB 3.0 (Right)




CX11802






Speaker




PC Beep




Combo Jack



wide 60MIL



Combo Jack
(Normal Open)





Each Platform Power Net Support List :

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
	+1.5V(S0)	1.8V(S0)	3.3V(S0)	5V(S0)	3.3V(S0-)
AMD Carrizo	V	V	V	V	V
AMD Carrizo-L	V	V	V	V	V
Intel Broadwell	V		V	V	V
Intel Braswell	V	V		V	V
Intel Skylake	V	V	V	V	V
Intel Bay trail-M	V	V	V	V	V

Each Platf or m HCA link Vdt age Support (R n 7):





	3.3V	1.5V/1.8V
AMD Carrizo		V
AMD Carrizo-L		V
Intel Broadwell	V	V
Intel Braswell		V
Intel Skylake	V	V
Intel Bay trail-M		V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/01	Deciphered Date	2015/09/01	Title	HD Audio Codec_ALC3240
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. IT SHALL NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONFIDENTIAL DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NO INFORMATION CONTAINED HEREIN SHALL BE DISCLOSED OR MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custian	LA-F486P
Date:				Tuesday, December 19, 2017	Sheet 35 of 66




1.0V Source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
RTL8111H	LDO	X	X	O	O


Please refer to the table above when using different 1.0V supply source.




RJ-45 CONN.





LAN Connector PN DC23400DP00




ESD




EMI



EMI




Card Reader



1102 Remove


BLANK

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/06/02	Deciphered Date	2018/08/02	Title	BLANK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				Custom	0.3
				Date: Tuesday, December 13, 2017	Sheet 38 of 66



DDPB_AUXP
DDPB_AUXN

Use a 75-200 nF AC coupling capacitor between the PCH and the connector.
Intel recommends having a pull-up resistor of 100 KΩ on AUXN and 100 KΩ Pull-down on AUXP between the AC capacitor and the connector, to assist source detection by the sink device.




1102 Change sheet name





1102 Change Test Point

1102 Change sheet name

1219 Change



R143+R144 : Flash Mode
R143+R444 : ROM Mode ← Default



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2017/08/02			2018/08/02			DP to VGA - RTD2168		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size			Document Number		
			Custom			LA-F486P		
			Date			Tuesday, December 19, 2017		
			Sheet			39 of 66		

For Michelle Xu review

1102 Remove

BLANK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				BLANK	
				Rev	
				0.3	
Date: Tuesday, December 19, 2017				Sheet	40 of 63

For Michelle Xu review


1102 Remove

BLANK

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				BLANK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size C		Document Number LA-F486P	Rev 0.3
Date: Tuesday, December 19, 2017		Sheet 41 of 66			




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date		2017/08/02		Deciphered Date		2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DRAWING IS NOT TO BE REPRODUCED, COPIED, TRANSMITTED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Type-C		RTS5441	
Size		Document Number		Rev		0.3	
Custom		LA-F486P					
Date:				Tuesday, December 19, 2017		Sheet 42 of 63	




ESD Diode structure should be located as close as possible to connector

Type-C Connector PN
TMP DC231707201




CC1_5441 R3196 1 2 0.0201 5% CC1_5441_CONN
TYPE_C_ESD@
CC2_5441 R3197 1 2 0.0201 5% CC2_5441_CONN
TYPE_C_ESD@

1215 define structure





1215 define structure


1214 change power source
form ESD request
that lenovo said ; if use typec ADAP
have a burn up concern




1215 define structure





ESD for USB2 Lines and Control lines





For RF team request





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DESIGN OF R&D DIVISION OR DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			EC NPCE388N LA-4F86P	
Size	Document Number	Rev		0.3
Date	Issued/Revised	December 19 2017	ISGJG	4K 01 55


APS G-Sensor

Kionix KX023-1025



SDO/ADDR	Address R/W
VDD	3Fh/3Eh
VSS	3Dh/3Ch

Vinafix.com




For Michelle Xu review







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.3
				Date:	Tuesday, December 19, 2017
				Sheet	46 of 66





Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/06/02	Declassified Date	2018/06/02	Title	Power Rail
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMFUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE DISSEMINATION OF THE INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN PERMISSION OF COMFUL ELECTRONICS, INC. ANY REUSE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMFUL ELECTRONICS, INC. MAY BE SUBJECT TO LEGAL ACTION.				Doc No	LA-F486P
				Rev	0.1



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2017/11/15		Deciphered Date		2018/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR-DCIN / Vin Detector					
						Size		Document Number		Rev	
						Custom		VE		0.1	
						Date:		Tuesday, December 19, 2017			
						Sheet		48 of 59			




+5VALW




The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/11/15	Deciphered Date	2018/12/31	Title	PWR- 1.8VALWP/1VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 0.1
				VE		
				Date:	Tuesday, December 19, 2017	Sheet 53 of 59



Security Classification		Compal Secret Data	
Issued Date	2017/11/15	Deciphered Date	2018/12/31
Title		Compal Electronics, Inc.	
Size		PWR-CPU Power	
Document Number		Rev 0.1	
Date		Tuesday, December 19, 2017	
Sheet		54 of 59	



VCC_CORE
TDC 42A(2 phase)
Peak Current 64A
OCP current 70A
Load line -2.35mV/A
FSW=450kHz
DCR 0.97mohm +/-5%
H/S Rds(on) :5~15 mohm
L/S Rds(on) :3.2~5 mohm



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/11/15	Deciphered Date	2018/12/31	Title	PWR-CPU Power Stages	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					VE	0
				Date:	Tuesday, December 19, 2017	Sheet 55 of 59






VR_ON
High > 1.6V
Low < 1V

PH1002 near APU_CORE H/S mos
VRHOT Assert Threshold : 0.64V
TSENSE Bias Current : 30uA
PR1002=27.4K, 110C active
Reset Threshold: 0.66V, 98C active
110C Assert Threshold: PR1031=27.4K
100C Assert Threshold: PR1031=16.9K


PH1003 near GFX_CORE chokid
VGA@ PRB02
10K, 0.0402, 5%, 0.25/50 4700K

PR1058=3.65K, PR1040=2.1K and
PR1046=487 to set loadline ~2.1mV/A
while PR1046=487 to set OCP 56A
for EDC 45A application.

+VGA_CORE



GFX_core
TDC 30 (1H1L)
Peak Current 45A
OCP current > 56A
Load line ~2.1mV/A
FSW=400kHz
DCR 0.98mohm +/-5%
TYP MAX
H/S Rds(on) :11.7mohm , 14mohm
L/S Rds(on) :2.7mohm , 3.3mohm



Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------

1

Vinafix.com

For Michelle Xu review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2017/11/15		2018/12/31		PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Rev 0.1
				Document Number	Sheet 59 of 59
				LA-E981P	
				Date: Tuesday, December 19, 2017	